Adiabatic clock recovery circuit. by Yeung, Wing-ki. & Chinese University of Hong Kong Graduate School. Division of Electronic Engineering.
Adiabatic Clock Recovery Circuit 
Yeung Wing-ki 
A Thesis Submitted in Partial Fulifulment 
Of the Requirements for the Degree of 
Master of Philosophy 
in 
Electronic Engineering 
• The Chinese University of Hong Kong 
June 2003 
The Chinese University of Hong Kong holds the copyright of this thesis. Any person(s) 
intending to use a part or whole of the materials in the thesis in a proposed publication must 
seek copyright release from the Dean of the Graduate School. 

The Chinese University of Hong Kong h Elecrronic Engineering Abstracts 
Abstracts 
Power dissipation is a major concern in VLSI design. An adiabatic switching has great 
potential to achieve low power; numerous designs of this logic have been presented in 
[1,2,3,4,5]. The main concept of adiabatic switching is to recycle charge stored in nodes or 
use AC power supply that is varied with logical operations, then the power consumption will 
be less than CVon^ per signal transition [6]. 
All these adiabatic designs present the realization of low power dissipation. However, one 
problem is usually not taken into concern. Are these adiabatic designs applicable to our 
daily life? Many adiabatic designs need a complex clocking scheme which is very different 
from conventional CMOS and need special interface circuits to connect to conventional 
CMOS. 
Among various adiabatic designs, adiabatic quasi-static CMOS (AqsCMOS) logic [7,8] is one 
that is totally compatible to conventional CMOS. Therefore, it has potential advantages over 
other adiabatic logic. However, the AqsCMOS has several disadvantages; it requires a 
rather complex power clock supply and its speed is limited by the frequency of the power 
clock supply. 
AqsCMOS is very suitable for contactless smart card applications. Since, it is feasible to 
extract the carrier frequency from the smart cardjl transmitting signal as power clock supply 
for AqsCMOS logic using a center tapped RF transformer. Besides, according to smart card 
system standard ISO 14443，the signal rate of type B interface is 106 kbp/s, therefore the 
speed limitations of AqsCMOS logic is not a problem here. 
Contactless smart card is an important issue nowadays and become a strategic topic for 
research. Besides, the power consumption limits the complexity of the integrated circuit in 
smart card. This motivates the application of this logic to smart card. 
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This project focuses on the development of the AqsCMOS design to evaluate clock recovery 
circuit used in contactless smart card. 
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摘 要 
在超大規模集成電路(VLSI)設計中，電量消耗是其中一個主要考慮因素°其中絕熱式交 
遞(adiabatic s w i t c h i n g )有很大潛力達到低功率，所以有很多絕熱式設計提出來 
[1,2,3,4,5]�他們的主要槪念是回收存放在電容裡的電子或者電源是隨著邏輯操作而變化， 










(center t apped)的RF變壓器，就可從聰明卡的傳送的信號中提取載波頻率，作爲 
AqsCMOS邏輯的能量供應。此外，根據聰明卡系統標準 ISO 14443，B型介面的信號 
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1. Introduction 
1.1. Low Power Design 
In recent years, there has been a phenomenal growth in portable communication and 
computing electronic devices, thus power dissipation is becoming a major concern in VLSI 
design. 
Conventional CMOS is an attractive technology because of its negligible static power 
dissipation. However, its dynamic power dissipation is equal to —CF^/ and this 
dissipation is unavoidable when it has transition. Conventional approaches to low power 
design are using smaller transistor size, lower supply voltage and minimize switching 
activities [9，10]. 
However, the recent sub-micron technologies have improved speed i.e. higher frequency and 
complexity of integrated circuit (which is proportional to capacitance). Therefore, the power 
dissipation dramatically increases due to high frequency and large parasitic capacitance. It 
becomes harder and harder to reduce power by conventional approaches. 
In order to meet the demand of low power operation, we need to focus on reducing dynamic 
power dissipation. Adiabatic CMOS logic is one approach that can meet this criterion. 
The main idea of adiabatic switching is to reduce power consumption by recycling charges 
between the charge and discharge cycle. 
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1.2. Power Consumption in Conventional CMOS Logic 
There are three major source of power dissipation in conventional digital CMOS logic [10]: 
1. Static power - it includes power lost by the reverse leakage currents and power 
consumed in the sub-threshold current region. 
2. Dynamic power - it is due to the charging and discharging load and parasitic capacitors. 
3. Short circuit power -it is due to short-circuit current (Isc) during switching transient 
between on and off status. 
The total power consumption can be summarized in the following equation: 
Ptotal = Ileak X Vdd + Isub X Vdd + Pt X Cp X V X Vdd X fclk + Isc X Vdd (1.1) 
The followings will discuss each component in detail. 
The first two terms of equation (1.1) represents the static power dissipation. The total static 
power mainly consists of two components: the power dissipation Pieak contributed from 
leakage current Iieak and the power dissipation Psub arises from sub-threshold current Isub. 
Iieak: reverse leakage current 
Isub: sub-threshold current 
V 
1 V Vdd 
Vss V 一 —  Vout _ 
i 丨丨丨Aak 
i J .； subtil 
本「 \ I I t N-Well / 
T k a k F \ 卞 T / 
一 ― … J ^ L 丨——I 
p substrate 
Figure 1.1. : Reverse leakage current and sub-threshold current in inverter 
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The leakage currents occur when the p-n junctions between the drain and the bulk of the 
transistor are reverse-biased. The reverse-biased junctions conduct a reverse saturation 
currents which are drawn form the supply voltage as shown in Figure 1.1. 
The total power due to these leakage currents is equal to 
Pleak = Ileak X Vdd (1.2) 
The sub-threshold current is a function of the input voltage. When the gate to source voltage 
is very close the threshold voltage of the logic gate, the sub-threshold current becomes 
significant due to the carrier diffusion between the source and drain regions of the transistor. 
The total power dissipation is equal to 
Psub = I sub (mean) ^ Vdd (1.3) 
The mean value of sub-threshold current is for both pmos and nmos transistors. This current 
increase drastically with the increase of temperature and this parameter is especially important 
to charge-storage devices. 
The third term represents dynamic power dissipation i.e. the energy dissipates during 
a switching transition. It is equal to pt x Cp x V x Vdd x fcik, where pt is the probability that 
a power consuming transition occurs (the activity factor), Cp is the load and parasitic 
capacitance, V is the voltage swing, Vdd is supply voltage and fdk is the clock frequency. In 
general, the voltage swing V is same as the supply voltage Vdd； therefore, sometime we say 
the dynamic power dissipation equals 
Pdynamic = Pt X Cp X Vd/ X fdk (1.4) 
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When a node of a CMOS circuit changes from state "zero" to "one", the load capacitor is 
charged to Vdd via the pmos block. Then it is discharged to ground (gnd) via nmos 
transistors when the state changes from "one" to "zero". 
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Figure 1.2. : Inverter charging phase 
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Figure 1.3. : Inverter discharging phase 
The energy is consumed to supply this charge at the voltage Vdd, so the supplied energy in 
each transition is QVdd = CpVdd^ . Only half of the energy is stored in capacitor Cp and 
another half is dissipated in pmos (when charging) or nmos (when discharging). 
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During charging phase, the output node (out) has a transition from zero to j §onei«i .e. th 
output node charges up to Vdd- At this status, the pmos is . ono and can be model as a simple 
resister. 
Vdd 
^ ^ resistor load 
\7 
Figure 1.4. : Pmos model as a resistor 
Therefore, we can model the charging of the load capacitors with a first order RC circuit as 
shown in Figure 1.5. 
V d � Cp = = 
\7 
Figure 1.5. : First order RC charging circuit 
When the switch is closed, current flows through R and charges Cp towards Vdd. The energy 
2 1 2 taken from the power supply is CpVdd . However, half of the energy (—CpV彻)is stored in 
Cp and the other half is dissipated in R i.e. pmos. 
Similarly, during the discharging phase, the output node makes a transition from j §onei" t 
1 2 zero. The energy stored in Cp discharges via nmos and - CpV“ energy is dissipated. 
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The last term of equation (1.1) represents the short circuit power dissipation. There is a 
short circuit current Isc，which arises when both the nmos and pmos transistors are 
simultaneously active, conducting current directly form supply (Vdd) to ground as illustrated 
in Figure 1.6. and Figure 1.7. 
© © 
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—I � di • 乂 z 
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In I QUI f ‘ , 
(_：> 1—O ； u^n 
• t U ： ‘ 4—— _ ^ 丄 \ \ i I ‘ �� V 
h ‘ I n ——~ _ "沙 
I t> 3 .； i ? 
+ Y 、丨,<•<•‘• Figure 1.6. : Short circuit current of an inverter Figure 1.7.: DC transfer curve of an inverter 
The short circuit power dissipation equals Isc x Vdd. Using an approximated average short 
circuit current, the short circuit power dissipation can be explained: 
爪 fcik (1.5) 
where P is gain factor of nmos or pmos and assume the same, Vth is the threshold voltage 
(assume equal threshold voltage for pmos and nmos) and x is rise or fall time of input voltage 
(assume equal rise and fall time). 
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1.3. Adiabatic Switching 
A new approach of reducing power consumption of CMOS circuit is using adiabatic 
technique. "Adiabatic" is a term used to describe thermodynamics processes that exchange 
no heat with the environment in Physics. Main concepts of this methodology are using 
supply voltage that varies with the logical operations [6] or recycling the electric charge 
among the nodes of the circuit rather than dissipating the energy as heat. 
1.3.1. Varying Supply Voltage 
A dominant key point is to lower the voltage drop while the charge is flowing into the load 
capacitor, therefore the supply voltage is no longer restricted to a constant DC voltage. 
Many logic families introduced in which the supply voltage is varied with the logic 
operations. For example, both Efficient Charge Recovery Logic (ECRL) [2,11] shown in 
Figure 1.8. and 2N-2N2P Logic (2N-2N2P) [12] shown in Figure 1.9. are powered by a 
varying voltage. 
— J i ^ - ^ L 
out / \ out - < = ] ,  ^ 
o  
in � � 
CZ> L 
Figure 1.8. : Basic ECRL Gate (inverter) 
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Figure 1.9. : Basic 2N-2N2P Gate (inverter) 
In an ideal case, power dissipation can be reduced just by using a linear voltage ramp for 
power supply, however the rise and fall times of this power supply must be made much longer 
than the natural RC time constant of the node. T.J. Gabara [13] first illustrated the basis 
operation of using a linear ramp voltage. He proposed a CMOS circuit using stepwise 
supply voltage as an alternative choice. 
— V . Z — — � 
——J ‘ “* 
p-c r—c| 
in out ina outa [ = > ~ p O [ = > ~ pc=> 
I Cp ~ pa 
• 十 
Figure 1.10a. : Conventional inverter Figure 1.10b. : Adiabatic inverter 
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Take an inverter as an example, consider an adiabatic CMOS inverter in Figure 1.10b. which 
is similar to the conventional CMOS inverter s topology; the only difference is the circuit is 
driven by a time-varying supply V^. The simplified equivalent charging circuits are shown 
is Figure 1.11a. and 1.11b., respectively: 
Vdd 丁 、 丁 
一 out 一 outa 
C C 
� P ~ ~ pa _ _ 
+ Y 
p. , H Conventional inverter , , , , Adiabatic inverter Figure 1.11a. : equivalent circuit Figure 1.11b. : equivalent circuit 
Recall from previous section 1.2., energy dissipated during a charging or discharging cycle 
is 全 C八 / . For adiabatic switching, supply voltage V,j, is stepwise increasing from j §zero 
to Vdd with n equal steps, and assumes the input is making a high to low transition and the 
output is making a low to high transition. When V^ ramps up from zero potential, the pmos 
transistor conducts and the output follows the supply voltage. This approach can reduce the 
drain-source potential of the pmos transistor and the drain current, because the supply voltage 
is lower. 
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Consider the equivalent circuit of the inverter, when the supply voltage V^ ramps from zero to 
Vdd as shown in Figure 1.12., the drain current then can be represented as 
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Figure 1.12. : Graph of analysis of ramp voltage supply 
Solving the differential equation from t = ti to time t < tj+i, the output voltage becomes 
t 
J/ _ 77 �"“ n P" ^outa - e (1.7) 
n 
where n is the number of steps of the supply voltage V命. 
Then, la becomes 
I _ K+1 一 Kufa 二 Vdd c�Cpa 
�R a 
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In each voltage step ni, the dissipated energy is 
00 
E, 二 | 7 2 X dt 
step a a 
0 
oo/ y � 2 2/ 
二 • �e — ^ R a dt 
iV^K) 
V 2 ~ - 丄 
n'Ra 0� 
一；； 人 匕 
2 0 
+ 全 x C p 。 x V : (18) 
For supply ramping from zero to Vdd in n steps, the total energy consumed in charging the 
capacitance Cpa to potential Vdd is 
Etotal 二 M X ^step 
— - — — - ( 1 . 9 ) 
n 2 
I 2 
Compare equation 1.9 with the term —CpV彻 the energy dissipation in conventional CMOS. 
The power dissipation of an adiabatic logic is inversely proportional to the number of steps of 
the supply voltage. Theoretically the energy dissipation approaches zero if a very slow ramp 
supply voltage is used, i.e. n tends to infinity. 
The adiabatic logic circuits consume low power by trading the operation speed with power 
consumption. Therefore, adiabatic logic circuits most likely can only apply to applications 
where speed is not a critical problem. 
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1.3.2. Charge Recovery 
Adiabatic logic also reduces power dissipation by recovering charges stored in the circuit and 
returning them to the voltage supply. In adiabatic logic circuit, the power supply is 
implemented with a resonant circuit that can reclaim the electrical energy stored in the 
capacitor and reuses it in the next cycle. Consider Pass Transistor Adiabatic (PAL) [3] 
shown in Figure 1.13. as an example, both end of pmos and nmos block are connected to a 
power clock, it is obviously that charges will return to the power clock during discharging 
phase. 
<}> O—t  
out n n ouT 
«CD , ^ 1 Z > L in1 ^d： 
in1 �L in2 M in2 
— C D — < Z 1 
Figure 1.13. : Basic PAL gate 
Another example is 2N-2N2D logic [14]，the charges is stored in two dummy load capacitors 
alternately. When node "out" makes a transition to logic "one", it recovers the charges from 




Tri IdummV A A load in � � [Z> L ^ T T ^ T 
Figure 1.14. : Basic 2N-2N2D gate 
Adiabatic Clock Recovery Circuit P-1 ^ 
The Chinese University of Hong Kong -- Electronic Engineering Adiabatic Quasi-static CMOS Logic 
2. Adiabatic Quasi-static CMOS Logic 
Many adiabatic logic families have been proposed recently [2-5,14]. Most of them require 
special type of clocking schemes, which are not compatible to conventional CMOS. 
Interface circuits are required to provide interface to conventional CMOS [15]. 
Adiabatic Quasi-static CMOS logic (AqsCMOS) is modified from conventional CMOS logic 
[7,8]. It has many advantages over other adiabatic logic families: 
1. The clocking scheme is less complex, it only require a pair of differential sinusoidal 
clocks, while some other adiabatic logics need complex clocking scheme, such as 4 
phases clocks. 
2. The topology is simple and very similar to conventional CMOS logic. 
3. It is static and totally compatible with conventional CMOS logic, no interface is required. 
Moreover, it is fiilly adiabatic and has power saving property that is independent of the output 
loading. 
Adiabatic Clock Recovery C ire nil p. 13 
The Chinese University of Hong Kong -- Electronic Engineering Adiabatic Quasi-static CMOS Logic 
2.1. AqsCMOS Logic Building Block 
The basic topology of AqsCMOS logic consists of the charging and discharging of parasitic 
capacitor with a sinusoidal power supply, and special logic devices are used to select the 
charging or discharging paths. 
elk 
V,, elk 
_ - 一 一 - — _ G n d () 6 
dose s2 
s i， r c loseA O \ out 
1Z> 
：=Cp 
Figure 2.1. : Basic topology of AqsCMOS 
As illustrated in above figure, switches si and s2 are special devices which only permit 
current flowing in a single direction as indicated by the arrowhead of the switches. The 
parasitic capacitor is charged when both of the following criteria are satisfied. 
(1). The sine wave input is positive. 
(2). The switch si is turn on. 
When the parasitic capacitor is fully charge, the output is clamped at Vdd even the power 
supply is switching between Vdd and ground. 
When s2 turn on by the control signal, the output cannot be discharged while the power clock 
is having a potential higher than the potential of the output. The output will start to 
discharge when the power clock starts to fall from Vdd to ground. 
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Throughout the whole charging and discharging cycle，no direct path is permitted between 
supply clock and ground. As a result, energy stored at the parasitic capacitor is completely 
recovered back to the supply clock. Ideally, no power is dissipated during the signal 
transition process. 
Topology of AqsCMOS logic is illustrated in Figure 2.2.: 
\ f k ~ j ~ ^ � � 
\ \ ~ ~ f � p i pmos \ “ 
tree \ 、了 �� V-
F - ^ p O XT " " " Z 一 . 〜 、 V|n / ' 1 l i l i _ ' » '» , ‘ nmos / )i M II i\ M if n n l i iTl i \ > \ 
I s / \ ； ' I M ' I ' I ' I III I I / I ' I < l l < I ' I 
tree ' T K C . ' \ I M \ I \ I \ i h I \ I \ I \ I \ \ l \ I \ > 
! , t I I i I I I I I / / I 1 \ I \ I I I III I I » /  
I \ l ll 丨丨 I , Hi (/ \l \ I I / I I \ I \ I I \i wnn""" r^ “ M M M \i—•i/ u 
D2 •！ 4 
/ — 1 / y 
• 一 一 . 
Figure 2.2. : AqsCMOS model 
The path between the power clock and the parasitic capacitor is separated into charging and 
discharging paths. The charging path consists of a "pmos tree" function that is built from 
basic pmos transistor and a diode. Function “pmos tree" is a monodirectional function. 
Current can only flow from the clock to the output node following the direction pi as shown 
on Figure 2.2. 
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In contrast, "nmos tree" only permits current to flow from the output node to the power clock. 
The discharge current can only flow from the output node and back to the power clock in one 
direction as illustrated by path p2 on Figure 2.2. 
One unique characteristic of AqsCMOS logic is the transitions of output is synchronized to 
the power clock as shown in Figure 2.3. We will utilize this special property to perform 
clock recovery for this project. 
Figure 2.3. : Output transition 
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2.2. AqsCMOS inverter 
The basic building block of AqsCMOS logic is an AqsCMOS inverter as illustrated in 
Figure 2.4. Diodes D1 and D2 are built by connecting a MOSFET transistor's gate and 
drain together (CMOS diode). 
Both end of pmos and nmos blocks are connected to the power clock 小 that providing 
clocking signal and delivering desirable power. The output node "out" consists of a 
capacitor load which includes all the parasitic and load capacitances. 
m 
Osc  
— ^ D1 
|—c 
in h out 
—LT O - ——pCZ> 
l\ l\ l\ l\ l\ '>>>>l\ <> 作 l\y l\ l\ l\ l\ I\ i\ I\ n I\ ' I M l M ' I 
r ——•…M M m | � M M M M \ / �M . 
Hp 11 \i \i i< 11/1' I ' I ' t ' i V \i M 
~ H l> If \ i »/ \ / \ / J \f 
D2 3 El 
Figure 2.4. : AqsCMOS inverter 
Consider the inverter in Figure 2.4.，diode D1 and the pmos transistor assemble the charging 
functional block pi . Diode D1 acts as a current direction barrier. It permits current to flow 
in one direction from supply source (oscillator) toward node Vi. 
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When output signal requires a high to low transition, nmos transistor will turn on. Charge 
stored at the output is transferred to the parasitic node V2. Potential of V2 will be built-up. 
Diode D2 only establishes a forward bias while the potential difference between clock signal 
and V2 is smaller than the threshold voltage of D2. 
A discharging path is connected between the output node and supply clock. Discharging 
current transfer all the energy stored at the output node back to the supply clock. In this 
situation, power only consume by the small resistance of the charging path. 
Compare to conventional CMOS inverter, energy dissipation in each charging/discharging 
cycle is CpVdd^ . Half of the energy is dissipated in pmos and the rest of them is dissipated 
through the nmos transistor. In AqsCMOS inverter, majority of the charge is recycled back 
to the power clock. 
2.3. Power Reduced in Sinusoidal Supply 
Recall from section 1.3.1.，power dissipation can be reduced, when the rise and fall times of 
the power supply is much longer than the natural RC time constant of the node. Consider 
our case, the supply is a sinusoidal signal. In charging phase, the pmos is closed, current 
flows through the diode and pmos and charges Cp. It is equivalent to the simplified charging 
circuit shown in Figure 2.5b. 
職 ？ 職 丫 � c k i 
H n � � « ^ 
in out C；；^^  [IZ5^ pC^ 
I ou t 
+ Cp 厂 
o f f Z \ i .7 
pck (j) Figure 2.5a. : Charging phase Figure 2.5b. : Equivalent circuit 
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We assume the charging of the output capacitor Cp is following the rising edge of the sinusoid 
power clock supply with frequency 知. The power supply clock is equal to 
^ s i n i T i f p j - ^ + 字 . A s s u m e the charging time is equal to ^ ^ period of the power 
clock supply. 
Charging P h a s e ^ ^ 4 
A A . 
Figure 2.6. : Charging curve 
/ 二 C p l c 少 � ‘2 j 2 J ^ dt ‘ dt 
: C � c o s � 2 ‘ J - . ) 2 ‘ 
f 
= - -
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Energy dissipated during a charging cycle: 
Tpck 
E= [4 i^xR dt h 
\ ^ J 
Tpck / \ 
-Wpc^C^vjRf^cos' dt 
V 丄） 
- ^ f I + - tt) dt 
如 , 》 全 — 7 二 ( 桃 感 + 0-0-0] 
2 鄉pck 0 V ^ ； V J 
— i / f一CpVjRT一 _ {nC^vjR _ tt'RC^ I ^ ^^ , 
一 8 一 8r一 2 p dd 
when Tpck 小 « I A I t t ' R C ^ 
The above equation proved that power dissipation can be reduced, when the rise and fall times 
of the power supply is much longer than the natural RC time constant of the node. For 
example, if the inverter is a large buffer and its output capacitor is very large (1 pF). The 
combine resistance of the pmos and the diode is 0.1 Q. The sinusoidal power clock is at 
100 MHz. Then the energy dissipated during a charging cycle will be 
n ' R C ^ 1 2 ； r2*0.1*lxl0- i2 1 2 
丑= 伸 二 4 . 1 0 x 1 0 - X 伸 
=2.47x10-5 
Therefore, the energy dissipated by an adiabatic circuit is 40486 times lower then the power 
1 2 dissipated in conventional CMOS, which is —C^V^^ . 
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2.4. Clocking Scheme 
In AqsCMOS logic, a differential sinusoidal clocking scheme is used. The power clock is 
180° out of phase as shown in Figure 2.7b. 
d k l ^ 押 clk2 
— 
Figure 2.7a. : Pipelined inverters 
clk1 dk2 
M m n L . 
Figure 2.7b.: Clock scheme 
discharging phase inverter discharging 
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^phSe^ inverter charging 
Figure 2.7c. : Output transitions 
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Consider the case above, when the first inverter is discharging, the second inverter is 
charging. However, the charging is restricted to the falling edge of the power clock supply. 
Therefore, the second inverter needs a sinusoid which is 180° out of phase of previous one. 
Adiabatic Clock Recovery Circuit P--~ 
The Chinese University of Hong Kong - Electronic Engineering Adiabatic Q u a s i - s t a t i c CMOS Logic 
3. Contactless Smart Card 
Smart cards represent a new technology that has tremendous potential for enhancing the 
security of distributed systems, as it offers functions for secure information storage and 
information processing that relies on VLSI chip technology. 
In contactless smart cards, energy and data are transferred without any electrical contact 
between the card and the terminal [16]. The absence of the contact has a great advantage of 
easy to use and more convince. Therefore, it has achieved the status of commercial products 
and is used in various domains in the last few years, for example, banking, telephony, tickets, 
transport, electronic signatures and identification. 
3.1. Architecture 
In the operating principles of contactless cards, the techniques used are not new. They have 
been common knowledge for many years in Radio-Frequency Identification RFID system, 
which have been used for a variety of applications e.g. animal implants. 
In order to be able to communication with the terminal，the contactless card must be satisfied: 
1. energy transfer for supplying power to the integrated circuit 
2. transmission of the clock signal 
3. data transfer to the smart card 
4. data transfer from the smart card 
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Inductive coupling is the most widely used technique for providing both power and 
communications to the smart card. A simplified diagram of a smart card with an embedded 
antenna is shown in Figure 3.1. 
f � 
-. •‘ '"Trrr"*?* ‘ I•…二丨.二»'11.1. r • • � _ 11 I I •_»*"»•� 
駕 V* 
II i j| 
！ i antenna 
� i ^ ! _ _ � 
microchip •丨'•:�_. , 产夕』 
‘ 一 ‘ J 
Figure 3.1. ： Contactless smart card layout 
Typical architecture of a contactless smart card is illustrated in Figure 3.2.: 
_ I f 
_ r—• RAM 
I, .ll I/O NPU  
11 ll ^-T-^ciock ~ C L K - ~ - X  
antenna P t d " RST - C 广 EEPROM 
J — [ , 1 1 . - Vcc - C I  
II' 'II = U [ > - GND誦“ CPU  
~ ROM voluct ncuUxr LnaHMai^BMiMaJ 
+ mtt emoitoi 警 V J V J 
V V 
RF interface Processor Part 
Figure 3.2. : Typical architecture of a contactless smart card 
The heart of the chip in smart card is a processor, CPU, which controls the access to the 
memory and evaluates the security logic. For a more complex security control, processor 
works together with memory chips with security logic, e.g., carry out encryption. 
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The processor is surrounded by four additional functional blocks: 
1. mask ROM 
2. EEPROM 
3. RAM 
4. an I/O port. 
The mask ROM contains the chip's operating system, which is "burned in" when the chip is 
manufactured. The content of the ROM is thus identical for all the chips of a production 
run, and it cannot be changed during the chip's lifetime. 
The EEPROM is the chip's non-volatile memory. Data and program code can be written to 
and read from the EEPROM under the control of the operating system. 
The Ram is the processor's working memory. This memory is volatile, and all the data 
stored in it are lost when the chip's power is switched off. 
The serial I/O interface usually consists only of a single register, through which data are 
transferred bit by bit. 
As there is no actual contact with terminal，RF interface is required to extract power, 
communicate with terminal and recover the clock signal. 
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3.2. Standardization 
The perquisite for the worldwide extension of smart cards into every life has been the creation 
of national and international standards. A smart card is normally one component of a 
complex system, so the interfaces between the card and the rest of the system must be exactly 
specified and matched to teach other. ISO standard will be considered. 
As early as 1988，an ISO working group was given the task of preparing a standard for 
contactless smart cards. Their assignment was to define a standard for contactless cards that 
is largely compatible with the other standards for identification cards. This means that a 
contactless card can also contain other functional elements, such as a magnetic strip, 
embossing and chip contacts. This is to allow contactless cards to also be used in existing 
systems that use other technologies. 
Standardization started with "close-coupled" cards (ISO/IEC 10536), since the 
microprocessors available at that time had relatively high power consumption, and this made 
energy transfer over relatively large distance impossible. The essential parts of this standard 
have been completed and approved. 
In the meantime, there are two other standards under development, namely ISO/IEC 14443 
for "proximity integrated circuit cards" (systems with a working range of around a 
centimeter) and ISO/IEC 15693 for "vicinity cards" (systems with a working range of up to 
one meter). 
These standards are in turn based on previous ISO standards in the series 7810，7811，7812 
and 7813，which define the characteristics of identification cards in the ID-1 format. 
Adiabatic Clock Recovery Circuit P�26 
The Chinese University of Hong Koog — Eieclronic Engineering Contactless Smart Gird 
All the standards are described summarily in the following. 
1. ISO 7810 identification cards physical characteristics of credit card size document 
2. ISO 7811 identification cards recording technique 
i. Part 1 : embossing 
ii. Part 2 : magnetic stripe 
iii. Part 3 : location of embossed characters on ID-1 cards 
iv. Part 4 : location of read-only magnetic tracks - track 1 and 2 
V. Part 5 : location of read-write magnetic track - track 3 
vi. Part 6 : magnetic stripe high coercivity 
3. ISO 7812 identification cards identification of issuers 
i. Part 1 : numbering system 
ii. Part 2 : application and registration procedures 
4. ISO 7813 identification cards financial transaction cards 
5. ISO 10536 identification cards contactless integrated circuits cards close-coupled cards 
i. Part 1 : physical characteristics 
ii. Part 2 : dimensions and location of coupling areas 
iii. Part 3 : electronic signals and reset procedures 
iv. Part 4 : answer to reset and transmission protocols 
6. ISO 14443 identification cards contactless integrated circuits cards proximity cards 
i. Part 1 : physical characteristics 
ii. Part 2 : radio frequency power and signal interface 
iii. Part 3 : initialization and anticollision 
iv. Part 4 : transmission protocols 
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common parameters power supply: 13.56 MHz, inductive coupling 
field strength: 1.5 7.5 a/m 
Type A Downlink: 
, � � ， ， ， ASK 100 %，Modified Miller Code, 106kb/s 
• m H i— 
ASK-modulated, Manchester Code, 106 kb/s 0 I 0 0 0 I • 
III II I  I  Anticollision: 
I I 丨  Binary Search Tree 
Type B Downlink: 
� , � � � • , ASK 10 %’ NRZ Code, 106kb/s 
圃瞧_圓__1 -
load modulation with 846 kHz sub-carrier, 
� . 0 0 » . . BPSK modulated, NRZ Code, 106 kb/s 
i i n i l l 111 I I I H I Anticollision: 
phaseshift 屯=+/-180° Slotted Aloha 
7. ISO 15693 vicinity cards 
i. Part 1 : physical characteristics 
ii. Part 2 : radio frequency power and signal interface 
iii. Part 3 : anticollision and transmission protocol 
iv. Part 4 : extended command set and security features 
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power supply 13.56 MHz, inductive coupling 
1.5 1 7.5 a/m field strength 
downlink (data transmission reader > card) modulation: 
10% or 100% ASK 
bit coding: 
1 out of 256 or 1 out of 4 
baud rate: 
1.65 kb/s or 26.48 kb/s 
uplink (data transmission card > reader) modulation: 
load modulation with sub-carrier 
bit coding: 
Manchester, the sub-carrier is ASK (423 kHz) 
or FSK (423 / 485 kHz) modulated 
baud rate: 
1.65 kb/s or 26.48 kb/s 
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RS232.TTL - ^ {] 
ISO 7816'^ ^  
Protocol ISO 14443 Antenna Converters ISO 15693 
J RF Receiver ^ � 
Figure 3.3. : Summary of ISO standards in contactless smart card 
3.3. Universal Asynchronous Receiver and Transmitter (UART) 
Contactless smart cards communicate with the terminal - smart card interface device via a 
serial channel. The protocol used for serial communications is a half-duplex one. The 
communication channel is a single, shared line that enables either party to transmit or receive 
data. However, both parties may not transmit data simultaneously. 
In contactless smart cards, as absence of the contact, it cannot share a clock signal between 
the sender and receiver and synchronous communications not support. Instead, the sender 
and receiver must agree on timing parameters in advance and special bits are added to each 
word, which are used to synchronize the sending and receiving units, the words 
"Asynchronous Serial Transmission" are used to describe this kind of communication. Then 
the receiver can sample the signal on the serial line at the same rate as the transmitter sends it 
in order for the correct data to be received. This rate is known as the bit rate or baud rate. 
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When a word is given to the UART for asynchronous transmissions, a bit called the "Start 
Bit" is added to the beginning of each word that is to be transmitted. The Start Bit is used to 
alert the receiver that a word of data is about to sent, and to force the clock in the receiver into 
synchronization with the clock in the transmitter. These two clocks must be accurate enough 
to not have the frequency drift by more than 10% during the transmission of the remaining 
bits in the word. 
After the start bit, the individual bits of the word of data are sent with sending the least 
significant bit (LSB) first. Each bit in the transmission is transmitted for exactly the same 
amount of time as all of the other bits and the receiver "looks" at the I/O at approximately 
halfway through the period assigned to each bit to determine if the bit is a " l " or a "0". 
For example, if it takes two seconds to send each bit, the receiver will examine the signal to 
determine if it is a "1" or a "0" after one second has passed, then it will wait two seconds and 
then examine the value of the next bit, and so on. 
How to implement this in hardware? A clock, which is much faster than the bit rate, is used 
to examine the signal. For example, a clock that is four times faster than the bit rate and it is 
counting from 1 to 4 and repeat. The receiver only looks at the signal when count 3，then it 
sure looking at the I/O at approximately halfway through the period assigned to each bit. 
— — — r ^ 
— — — — k ? 
八 A >V A 
1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 ( P 
Figure 3.4. : Signal and clock 
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When the entire data word has been sent, the transmitter may add a parity bit that the 
transmitter generates. The parity bit may be used by the receiver to perform simple error 
checking. Then, at least one stop bit is sent by the transmitter. 
When the receiver has received all of the bits in the data word, it may check for the parity bits, 
and then the receiver looks for a stop bit. If the stop bit does not appear when it is supposed 
to, the UART considers the entire word to be garbled and will report a framing error to the 
host processor when the data word is read. 
The following waveform illustrates a typical serial byte transmission: 
waiting status start bit bitO bit1 bil2 bit3 bit4 bit5 bit6 bit? P ^ t y stop bit 
Figure 3.5. : Serial byte 
Typically, the UART is connected between a central processor and a serial device. It has a 
transmitter section and a receiver section. The transmitter converts the bytes into a serial 
stream of data bits as they are prepared for transmission. 
The receiver takes the incoming stream of bits and groups them into 8-bit chunks so they can 
be reconstructed as bytes. A buffer is also used to temporarily hold incoming data. 
A typical UART architecture consists of the following blocks: 
1. Transmit Block 
2. Receive Block 
3. Control Logic 
4. Clock & Baud Rate Generator 
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Figure 3.6. : Typical architecture ofUART 
The transmit block includes the Transmit Holding Register (THR), Transmit Shift Register 
(TSR), Transmit FIFO Register (TFR) and Transmit Flow Control Logic. Whenever the 
CPU writes parallel data into the THR. Data is shifted out serially from the TSR. 
The receive block includes the Receive Buffer Register (RBR), Receive Shift Register (RSR), 
Receive FIFO Register (RFR) and Receive Flow Control Logic. Whenever the Receiver 
Shift Register has received a complete character, it is immediately transferred to the RBR or 
to the RFR. The CPU reads parallel data either from the RBR or from the RFR depending 
upon the mode of operation. 
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The control logic block consists of two sub-blocks - "Select" and "Control" logic blocks. 
They decode the address lines and chip select lines and generate enables to various UART 
internal registers. The register control block includes two control registers — the line control 
register and the FIFO control register. The bit set in these two control registers control the 
operation of the UART. 
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4. Clock Recovery 
Adiabatic logic has significant advantage in reducing power and achieves the key criterion of 
the contactless smart card. Among the adiabatic logic families, AqsCMOS is most suitable 
for smart card application, as it is simple, compatible to the conventional CMOS and requires 
less complex clock scheme. 
For general digital circuit applications, AqsCMOS requires an additional analog oscillator to 
generate differential sinusoid for the power clock. However, for smart card applications, the 
sinusoid power clock can be obtained from the RF carrier using a center tapped RF 
transformer. Moreover, according to smart card system standard ISO 14443，the signal rate 
of type B interface is 106 kbp/s, therefore the speed limitations of AqsCMOS logic is not a 
problem here. 
4.1. Adiabatic Ring Oscillator 
In a serial data transfer between the contactless smart card and the terminal, an oscillator is 
required to generate high frequency clock for both TFR and RFR (mention in UART in 
previous section) - shift register to convert data into serial data format or to receive serial data 
spring. In simplest case, ring oscillator can be used to satisfy this purpose. The ring 
oscillator is triggered with the negative edge of the start bit and stop after a fixed number of 
internal clock pulses. The ring oscillator is designed to synchronize to the start bit. 
waiting status start bit bitO bit1 bit2 bit3 bit4 bit5 bit6 bit? ^top bit b f f & f & ^ ^ f f f r~ 
( 1 I I I I ! I I I i 
I I I I I I I  ^ 1 1 ! I I 1 
I I I I I I I I I I I I I • 
ring osc. starts & 
synchroizes to - ve e d g e Figure 4.1. : Synchronize to the start bit 
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In AqsCMOS logic, all the output transitions are limited to the rising and falling edges of the 
power clock supply. A 'seven' stages AqsCMOS shown in Figure 4.2 is used to evaluate the 
performance of the oscillator. 
^AAA, y y w i 
I I ； . I I 
p f O ^ p o 1 3 > 0 - — ^ ^ p f O ~ ^ > 0 ~ ^ > 0 — 
J l S U i r L T U 
Figure 4.2. : AqsCMOS ring oscillator 
In AqsCMOS ring oscillator, alternated inverter is power by one of the differential power 
clock as illustrated in Figure 4.2. 
In our example, 3"^ , 5& and 7出 inverters share the same sinusoid power clock，while 2 , 
and inverters use the other 180® out of phase sinusoid power clock. Obviously, the 
first and last inverted are pipelined but share the same clock. 
These pipelined inverters using same clock will affect the throughout of the system. 
Consider this node as the start point, the critical time is when signal pass through the delay 
path of the ring and back to the start point as illustrated in Figure 4.3. 
r—> -I [H>H>H>K> i>Hi 
I I 
I I I i I I 
華 • • 麵 _ 華 • • 輪 • 麵 雜 • 麵 着 
Figure 4.3. ： Ring oscillator delay path 
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The AqsCMOS ring oscillator will not function properly if the total delay of the ring 
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Figure 4.4. : Timing curve by short delay 
The top trace illustrated the last inverter is switching from low to high. However, the power 
clock is still at high, thus the first inverter cannot discharge right away. The first inverter has 
to wait until the power clock return to low before it can discharge. This condition will cause 
a timing error. Adiabat ic Clock Recovery C ire nil p. 37 
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A schematic diagram of an AqsCMOS inverter used in the ring oscillator is illustrated in 
below, we use smaller pmos and nmos to increase the propagation delay : 




Figure 4.5. : AqsCMOS inverter in ring oscillator 
A smallest size MOS diode is used instead of traditional p-n junctions diode to increase 
charging or discharging time. Besides, the leakage current of MOS diode is smaller and the 
output signal becomes more stable. 
f r ^ S 
: ； m .  
m n n r t i t rp'：^  a w 
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Figure 4.6. : Layout of a nmos diode 
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4.2. Special Frequencies of AqsCMOS Ring Oscillator 
The output transitions of AqsCMOS gates are synchronized to the rising and falling edges of 
the power clock supply (sinusoids), which gives the AqsCMOS ring oscillator a unique 
property. The oscillator frequency is automatically locked to the power clock supply. The 
principle of this characteristic will be illustrated by the examples below. 
In a conventional ring oscillator, with different number of inverters in the oscillator, the total 
propagation delay will be different and resulting in different oscillating frequency. However, 
in AqsCMOS ring oscillator, the output transitions are synchronized to the power clock and it 
is not a function of the oscillation frequency as illustrated in Figure 4.7. 
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Figure 4.7. ： Power clock and different oscillator frequencies 
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Consider the three examples above，all the transitions follow the power clock. As a result, 
the frequency of the oscillation will be the frequency of the power clock sinusoid divided by 
3, 5 or 7. In contactless smart card example, 13.56 MHz sinusoid will be used for power 
clock supply, and then the resulting frequency will be 4.52 MHz, 2.712 MHz, 1.937 MHz and 
so on. 
The Mathematical expression of the output frequency of the oscillator in terms of delays and 
power clock supply frequency is as follow. 
r 一 fpck 
一 2 x 1 7 X f 1 
入 J pck \u 
where /舰 is output frequency of the oscillator 
fpck is power clock supply frequency 
tpd is propagation delay of ring oscillator 
[.]„ is function to take number in [] ceiling to m = n + 0.5 (n is an integer) 
Consider the UART problem discussed in previous section, a faster clock is required, in order 
to sample the signal on the serial line and obtain the correct data as illustrated in Figure 4.8. 
“ — — — r ^ 
— — — Lp? 
> V > V M 八 
1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 ( P 
Figure 4.8. : Sampling waveform of an UART 
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Using contactless smart card with 13.56 MHz carrier frequency and 106 kb/s data rate as an 
example, we power the AqsCMOS ring oscillator with the 13.56 MHz RF carriers. The 
oscillation frequency is set at 1/9 of the power clock that is equals to 1.51 MHz. The 
oscillation frequency is about 14 times faster than the 106 kb/s data. A 14 stages counter is 
used that samples the serial line at each of the count. The simulation result of this 
principle is demonstrated at appendix IV. 
4.2. Power Extraction 
In contactless smart card, power must be obtain from the transmitting signal through antenna 
as shown in Figure 4.9. 
j f t 丨个D个T 
* C 么 D5 
^ 
Figure 4.9. : Common power extraction circuit for smart card 
Since the coupling between the coil at the terminal and the card is very weak, the efficiency of 
getting rectified voltage through antenna is low; therefore the power of the card is limited. 
In AqsCMOS logic, we do not need a rectified DC voltage to power the AqsCMOS circuits. 
However, we still need to generate a rectified DC voltage for substrate bias which consumes 
negligible power. Thus using AqsCMOS will improve the power budget of smart card. 
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As discussed in previous section, AqsCMOS require differential power clock. A simple 
method to generate a differential power clock signal from the RF carries is illustrated in 
Figure 4.10. 
— ？ p ^ m 
a n t e n n a ^ \> 
1 L i 譜 
乂 ^ W W  Figure 4.10. : Circuit for extracting differential sinusoid signals form RF carriers 
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5. Evaluations and Measurement Results 
We have designed and fabricated an AqsCMOS ring oscillator, the measurement results are 
presented in this chapter. 
5.1. Output Transitions 
One of the characteristics of AqsCMOS logic is the output transitions are synchronized to 
rising or falling edges of the power clock supply. The following are measurements of two 
series connected AqsCMOS inverters. 
c l k 1 ^ J \J^ clk2 
• ^ B ^ ^ W H H I W W H H M i 
Figure 5.1. : Measured waveforms of two series connected inverters 
Adiabat ic Clock Recovery C ire nil p. 43 
The Chinese University of Hong Kong -- Electronic Engineering Adiabatic Quasi-static CMOS Logic 
5.2. Ring Oscillator 
A 13.56 MHz of RF carriers of contactless smart card is chosen as the power for the 
AqsCMOS oscillator. Since the output transitions are synchronized to the rising and falling 
edges of the power clock, the oscillating frequency will be locked to the frequency relate to 
the RF carriers. Figure 5.2. is the measurement result of a 39 stages AqsCMOS ring 
oscillator, oscillating at 1.51 MHz with a power clock signal of 13.56 MHz. 
[ " S l e - ^ ' l ^ f o r - ^ - S e t u r M ^ 
圉 9 B I H H 
関 ,�—lOlV，—IMB—丽M— 
1!；.： j^^^^^^^^mmiQQQJIIHIIIIIIQ^QjlllllHHIIQQQQUI^^IQIIIIHII^^^QJIIIIIHI^B^I 
Figure 5.2.: Measurement results 
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We also investigate the performance of the ring oscillator with temperature change using 
simulation. Figure 5.3. illustrates the layout of a 21 stages ring oscillator. 
X: -582 Y: 159^  (F) Select-1 dX: 81.7 dY: 48.1 Wst: 94.81 Cmd: g 
Tools Design WIratow Create Edit Verify Connectivity Options Route HH-WtuUBtles Help 
丨國 _ _ _ _ _ _ 
B g l 丨隨§ _ 磁 | _ 豪 P B 
^ i B H i H H i r i l 
• Mouse L; nouseSingleSelectPt H： MouseP^lfpO ….R:l»i^ _2o.o»J^_s*}:i;u_t^ e!^ 9a:Le.<lii_qetC_�rentWir«i lift Hlf-KIT : 3.4D (wkyeMtig -PHI) Figure 5.3. : Layout of 21 stages ring oscillator 
We have simulated the oscillator form 20 °C to 246 Figure 5.4. shows the outputs of the 
oscillator at different temperatures. The test results demonstrate that the oscillator is 
extremely stable. 
Unlike conventional CMOS ring oscillator which is very sensitive to temperature variation. 
The reason for the small temperature sensitivity is because of the output transitions are 
synchronized to the power clock. 
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Figure 5.4. : Results with different temperatures 
1 St trace : power clock supply 
2nd trace : oscillator output at 20 
3rd trace : oscillator output at 50 °C 
4th trace : oscillator output at 100 °C 
5th trace : oscillator output at 150 
6th trace : oscillator output at 200 ®C 
7th trace : oscillator output at 246 Adiabatic Clock Recovery C ire nil p. 46 
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5.3. Synchronization 
The designed ring oscillator with "enable" signal is shown in Figure 5.5. A negative edge of 
the "start bit" is used together with some control logic to enable / disable the oscillator. 
Synchronization can then be implemented by connecting the two chips together. Referring 
to Figure 5.6.，chip 1 is a transmitter and chip 2 is the corresponding receiver. 
en 
C=:>-| 
Figure 5.5. : Ring oscillator with “enable” input 
Figure 5.6. shows the measurement setup to evaluate the clock recover circuit. We assume a 
5V pulse enable signal is connected to the enable input of Figure 5.5. after the "start bit" is 
detected by the UART. This verifies if the clock will synchronize to the "start bit". 
— chipl - c=>r：; chip2 t ——' \ 
/ — D Q 一 \ ： 
[ — > . 0 � 厂 •.•••••EZ] 
• R  Figure 5.6. : Measurement setup to evaluate the enable signal 
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丨圓 I H H H H H H H H H H H H H 
I ^ H i 
；！.•：•  ,.•„••', I i^^^^^^^HlllllgliggiigillllllligiggillllllllggQIjjllllllllQQIIIIIIII^^Qggillllllllll^ 
Figure 5.7. : Measured recovered clock signal 
Top: transmitter signals 
Bottom : receiver signal 
Figure 5.7. illustrates the measured recovered clock signal. The traces on the top are the 
transmitted clock signal and RF carrier at the transmitter terminal. The trace at the bottom is 
the recovered clock signal at the smart card. The measured results demonstrate that the 
clock recover circuit is operating properly. 
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5.4. Power Consumption 
The actual power consumption is too small to measure, so we can only present simulation 
results. We have found the current draw from two power clock supply by simulation, 
f x j ‘ ^ Avanwavesas^  “ W^^^^Bm 
Design Panels VWndow^TIieasure ConflgurallOT Toots : . Help | 
I i^y J ^ ® ffl i l l ^ i l l ^ 12] 彻 P板::际 vottages . 
* * * * * '.•^mm mmmm • * - - ‘ ‘ , 
I _：!仲 1) i J ^ K ^ K ^ H B ^ K ^ K ^ g ^ g ^ g ^ B • j ^ l 
” • 1 1 1 1 1 — 
！:丨丨•njinummimjiiiyimpsi^M 
• H B B I I B B I M i l l ^ B 
？Miitim t 1 h H M T O H H ^ H i ^ ^ H I ^ ^ ^ ^ B i H ^ ^ H H I ^ H H H r i ， 
• D O嫩网 i i 
i : 丨 ^ H H I H H H H H H H H •霍 
广 1 � ’ I , ^ ^ ^ m i i m i i i i i i i i g i i i m m m i i i m i m i i m i g ^ ^ ^ i 
Figure 5.8. : Power simulation 1 
The output frequency is 丄= � =, � — 1 - 5 2 MHz 
^ ^ ^ r (9.743-3.145) X10—7 6.598x10"' 
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„ n 、 _ ) 八丨_) • >  
f(rp2) J J" T T 3 out 
丁 vdd 丄 ； > 0 - > 0 - > 0 - > 0 > > - n 
� © © 
sin1 sin2 
V V V 
Figure 5.9 : Simulation schematic 
The curve intvil is / ( O = 
intvi2 is f{ t ) = l v ^ A t > I r p 2 m 
intvi is m = r Ki州 X / . o m = 1' 5 X _ 
JO vO 
In Figure 5.8. panel 2: 
....... ^ ^ y f e •識 j y a 『碰 ^漏 
JaYfiiilffil f— -J, i — — M B B — M — ^ 
— 
喊 : m “ ^ M ^ p ^ M H — i i i i i i i i i i i i B i i M B ^ B 
Sly I 1 n .iim 
giggly- -jt- ttf … * ^ 
Figure 5.10. : Panel 2 
The power of the circuit can be illustrated below: 
f J/i \ 




As there are two power clock supplies, the total power consumption is about 72.96 )liW. 
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In order to do comparison, we have done the same simulation on a conventional CMOS ring 
oscillator that has the same output frequency, the total number of gates is equal to 4289, We 
have found the current draw from power supply Vdd ~ I(rO) in Figure 5.11. 
Design Panels VMndow Measure Conflguratton Tools Hrtp { 
为I f M |昼丨B i l國 I玲丨节丨 " g j Y9I~， ‘“Tim丨 j ^ f 她供运fooob^面 
iDo:ADd(rii) ^ H H B ^ ^ H ^ ^ H ^ ^ H ^ ^ ^ ^ B ^ B ^ ^ ^ ^ ^ H 
； i M — — — — m m — B — — [H^^a 
• • • • 琴 • 
I . d l — — — : 
、丨 ^ m i m m m m m n i m m m ^ m m g i mi m m m g i i mm i m u m m g m i m m i 
• i M i i i i i — 
^ ff-iifntiWi i^ fMni li^ nivt ^ 
Figure 5.11: Power simulation 2 
The output frequency is 丄 ~ ~ ^ ^ ？ … 、 ， 」 二 ， … M H z 
r (10.49-3.497) X10-7 6.993x10-7 
The curve intvi is f { t ) = { ‘ x = f ' sx 
JO • '0 
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尸=拔5 x / ( / > / / t2-t\ = T 
=/ X I T 5 X Iit)dt - f 15 X I(j)dt� 
Jo J 
= 1 . 4 3 x 1 0 6 ( 1 0 . 6 2 x 1 0 - 9 — 3.715x10-9) 
= 9.8mfV 
The power dissipation in a conventional CMOS ring oscillator is approximately 134 times 
larger than the power dissipated in an adiabatic ring oscillator operating at the same 
frequency. 
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6. Conclusion 
We have demonstrated the topology of Adiabatic Quasi-static CMOS logic (AqsCMOS). It 
is totally compatible with conventional CMOS logic and the topology is simple. We have 
used the special property of AqsCMOS to design a clock recover circuit for contactless smart 
card application. RF carrier extracted from the transmitter is used to power up the clock 
recover circuit. 
Experimental results have verified that the clock recover circuit using AqsCMOS is working 
properly. Moreover, we have also observed that the new clock recover circuit is extremely 
stable over a wide range of temperatures. There are three major advantages of this new 
design compare to conventional design : 
1. Very simple circuitry, no complicated PLL circuit is required. 
2. Power directly by RF carrier. 
3. As a result of the special synchronization property of AqsCMOS. The new clock 
recover circuit is extremely stable over a wide range of temperatures. No timing jitter is 
detected between the transmitter and receiver. 
A paper titled "Clock Recovery Circuit with Adiabatic Technology (Quasi-Static CMOS 
Logic)" base on this work was presented at ISCAS2003. 
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Appendix I 
Chip Layout — 
•HBDIiii國!IS I 
I BillilMMi I 
I I 
• I^ Hllififliili^ BI • 
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Appendix Ila 
Layout of Oscillator (type 1) — 39 stages 
^ ( O S e t e c U O ^ ^ # 
Tools Design Window Qieats Edit VWfy Connectivity Options Route Hit-Kit u畑ties Help 
I H H H I I H H Mouse L： wouaeSinglaSelcctPt M； aou»ePopDlp() R:hiZo<MBAb，oluteScale(hiQetCurrent 
^ HIT-iof; 3.40 (wkyeung - PFH) 
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Appendix lib 
Layout of Oscillator (type 2 ) - 17 stages 
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Layout of Oscillator (type 2) - 39 stages 
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Appendix III 
Bibliography of ISO/IEC card standards 
ISO/IEC 7811-1: 1995, Identification cards - Recording technique - Part 1: Embossing. 
ISO/IEC 7811-2: 1995, Identification cards - Recording technique - Part 2: Magnetic stripe. 
ISO/IEC 7811-3: 1995, Identification cards - Recording technique - Part 3: Location of 
embossed characters on ID-1 cards. 
ISO/IEC 7811-4: 1995, Identification cards - Recording technique - Part 4: Location of 
read-only magnetic tracks - Tracks 1 and 2. 
ISO/IEC 7811-5: 1995, Identification cards - Recording technique - Part 5: Location of 
read-write magnetic track - Track 3. 
ISO/IEC 7811-6: 1996，Identification cards - Recording technique - Part 6: Magnetic stripe -
High coercivity 
ISO/IEC 7812-1: 1993，Identification cards - Identification of issuers - Part 1: Numbering 
system. 
ISO/IEC 7812-2: 1993, Identification cards - Identification of issuers - Part 2: Application and 
registration procedures. 
ISO/IEC 7813: 1995, Identification cards - Financial transaction cards. 
ISO/IEC 7816-1: 1998, Identification cards - Integrated circuit(s) cards with contacts - Part 1: 
Physical characteristics. 
ISO/IEC 7816-2: 1998，Identification cards - Integrated circuit(s) cards with contacts - Part 2: 
Dimensions and location of the contacts. 
ISO/IEC 7816-3: 1997, Identification cards - Integrated circuit(s) cards with contacts - Part 3: 
Electronic signals and transmission protocols. 
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ISO/IEC 10536-1: 1992, Identification cards - Contactless integrated circuit(s) cards - Part 1: 
Physical characteristics. 
ISO/IEC 10536-2: 1995 Identification cards - Contactless integrated circuit(s) cards - Part 2: 
Dimensions and location of coupling areas. 
International Standard ISO/IEC 14443-1 was prepared by Joint Technical Committee 
ISO/IEC/JTCl, Information technology. 
ISO/IEC 14443-1: Identification cards - Contactless integrated circuit(s) cards - Proximity 
cards - Part 1: Physical characteristics. 
ISO/IEC 14443-2: Identification cards - Contactless integrated circuit(s) cards - Proximity 
cards - Part 2: Radio frequency power and signal interface. 
ISO/IEC 14443-3: Identification cards - Contactless integrated circuit(s) cards - Proximity 
cards - Part 3: Initialization & anticollision. 
ISO/IEC 14443-4: Identification cards - Contactless integrated circuit(s) cards - Proximity 
cards - Part 4: Transmission protocols. 
ISO/IEC 15693 -1: Identification cards - Contactless integrated circuit(s) cards - vicinity cards 
-Part 1: physical characteristics. 
ISO/IEC 15693-2: Identification cards - Contactless integrated circuit(s) cards - vicinity cards 
-Part 2: radio frequency power and signal interface. 
ISO/IEC 15693-3: Identification cards - Contactless integrated circuit(s) cards - vicinity cards 
-Part 3: anticollision and transmission protocol. 
ISO/IEC 15693-4: Identification cards - Contactless integrated circuit(s) cards - vicinity cards 
-Part 4: extended command set and security features 
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Glossary and Abbreviated Terms 
Adiabatic A word use to describe a process in which no heat is gained or lost by the 
system 
Anticollision Refer to contactless smart card, anticollision means the capabilities that data 
can be read simultaneously from several tags within the range of a single 
antenna, or arrangement of antennas, as in a portal. The contents of a 
package or container on a conveyor belt can be simultaneously identified 
without needing to read the contents of all packaged items individually. 
AqsCMOS Adiabatic Quasi-static CMOS - it is folly adiabatic logic with static 
property. 
ASK Amplitude Shift Keying 
BPSK Bi-Phase Shift Keying 
CMOS Complementary Metal Oxide Semiconductor 互補式金氧半電晶體 
FSK Frequency Shift Keying 
Gnd It presents the "ground" (i.e. common) of integrated circuit 
lEC The International Electrotechnical Commission - the lEC is a worldwide 
commission develops the specialized system for worldwide standardization. 
It co-operates closely with ISO. The lEC covers the fields of electrical and 
electronics technology, while ISO is responsible for all other fields. 
ISO The International Organization for Standardization - ISO is a worldwide 
association of around 100 national standards agencies, with one per country. 
It was founded in 1948 and is non-national organization to promote the 
development of standards throughout the world. It co-operates closely 
with lEC when deal with the field of electrical and electronics. 
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NRZ non-retum to zero 
Smart Card 集成電路卡/(耳悤明卡）-Its professional name is integrated circuit card. It 
more popularly known smart card, as it is portable, tamper-resistant 
computer with a programmable data store. 
UART Abbreviation of Universal Asynchronous Receiver and Transmitter -used 
for communication with serial input/output devices 
Vdd It represents the supply voltage in integrated circuit 
VLSI Very Large Integrated Circuit 超大規模集成電路 
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